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(57) ABSTRACT 
Disclosed is a device structure using an inverse-mode cas-
caded Silicon-Germanium (SiGe) Heterojunction Bipolar 
Transistor (HBT) beneficial in applications requiring radia-
tion hardened circuitry. The device comprises a forward-
mode common-emitter HBT cascaded with a common-base 
inverse-mode HBT, sharing a common sub-collector. An 
exemplary device was measured to have over 20 dB of current 
gain, and over 30 dB of power gain at 10 GHz, thus demon-
strating the use of these circuits for high-frequency circuit 
applications. In addition, the radiation response and voltage 
limits were characterized and showed to have negligible per-
formance effects in typical operating conditions. Due to the 
unique topology, the disclosed device has the benefit of being 
a more compact cascade design and the additional benefit of 
providing significantly improved radiation tolerance. 
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INVERSE MODE SIGE HBT CASCODE 
DEVICE AND FABRICATION METHOD 
This application claims the benefit of U.S. Provisional 
Application No. 61/035,903, filed Mar. 12, 2008. 
FIELD OF THE INVENTION 
The present invention relates generally to the field of semi-
conductor heterojunction bipolar transistors, and more par- 10 
ticularly to a device structure and fabrication method using an 
inverse-mode cascaded SiGe HBT in which single-event-
upset (SEU) hardening may be substantially improved. 
2 
following detailed description taken in conjunction with the 
accompanying drawings, wherein like reference numerals 
designate like structural elements, and in which: 
FIG. 1 is a schematic representation an inverse-mode cas-
cade device. 
FIG. 2 is a cross-section of a representative inverse-mode 
cascade device. 
FIG. 3a is a top-down representation ofone embodiment of 
an inverse-mode cascade device. 
FIG. 3b is a top-down representation ofone embodiment of 
an unhardened SiGe HBT device. 
FIG. 4 is a plot of base and collector current versus base 
voltage. 
BACKGROUND OF THE INVENTION 
FIG. 5 is a plot of small signal current gain of a standard 
15 Si Ge HBT and a representative inverse-mode cascade device. 
FIG. 6 is a plot of unilateral power gain for a representative 
inverse-mode cascade device. Space remains a classic extreme environment encompass-
ing large radiation fields in addition to wide temperature 
swings; these environmental factors place stringent demands 
on technology platforms for use in space-based electronic 
systems. 
FIG. 7 is a plot of fr and fmax as a function of extraction 
frequency for a forward mode SiGe HBT and the inverse 
20 cascade device. 
Ionizing radiation can cause unwanted effects in semicon-
ductor devices. These unwanted changes of state caused by 
ions or electromagnetic radiation striking a sensitive node in 
FIG. 8 is a plot of fr versus Ic for forward-mode and 
inverse-mode SiGe HBTs. 
FIG. 9 is a plot ofTID response of an exemplary inverse-
mode cascade to 10 keV X-rays. 
FIG. 10 is a plot of fr of pre and 1 MRAD post-radiated 
representative inverse-mode cascade extracted at 18 GHz. 
FIG. 11 is a plot of electrical collector-collected charge 
data. 
a micro-electronic device are known as single event upsets 25 
(SEUs). SEU mitigation is a major concern and an area of 
active research for this technology as a result of upset sensi-
tivities to ion linear energy transfers as low as 1 MeV-cm2/mg 
for unhardened applications. 
Current technology employs process modifications to 
radiation harden microelectronics. However, these technolo-
gies are typically expensive and lag in performance with 
commercial processes, and therefore, there is a need for 
developing radiation-hardening by design (RHBD) tech-
niques. These techniques center on using circuit and layout 35 
optimizations to improve the circuit radiation response. This 
FIG. 12 is a plot of simulated current transients due to ion 
30 strikes. 
is discussed by G. Niu et al., IEEE Trans. Nucl. Sci., vol. 49, 
no. 6, pp 3107-3114, December 2002, R. Krithivasan et al., 
IEEE Trans. Nucl. Sci., vol. 50, no. 6, pp. 2126-2134, Decem-
ber 2003, and R. Krithivasan et al., IEEE Trans. Nucl. Sci., 40 
vol. 52, no. 6, pp. 3400-3407, December 2006. 
A good candidate technology for these RHBD techniques 
is Silicon-Germanium Hetero-junction Bipolar Transistors 
(Si Ge HBTs) due to their natural fit for extreme environment 
applications. SiGe HBTs are understood to be total-dose 45 
radiation tolerant due to: (1) the heavily doped, epitaxially 
grown, extrinsic base, (2) thin emitter-base (EB) spacer, and 
(3) compact and heavily doped active regions. 
Microelectronic device and circuit designers have long 
sought to combine the superior transport properties and 50 
design flexibility offered by bandgap engineering using Si Ge 
with the high yield and low cost of conventional Si fabrica-
tion. However, because of the difficulty in growing lattice-
matched SiGe alloy on Si, this concept has only reached a 
sufficiently practical state over the last decade. With the intro- 55 
duction of epitaxial SiGe alloys, this capability has finally 
been achieved. 
Notwithstanding SiGe HBT applicability to extreme envi-
ronment applications, SiGe HBTs are not immune to SEUs 
and are vulnerable to upsets even at low linear energy transfer 60 
rates. Therefore, there is a need in the industry for RHBD 
Si Ge HBT circuitry capable of improved SEU immunity. 
BRIEF DESCRIPTION OF THE DRAWINGS 
DETAILED DESCRIPTION 
Briefly described, the present technology includes, in a 
preferred exemplary embodiment, a novel RHBD cascade 
topology comprising a forward-mode SiGe HBT sharing a 
sub-collector with an inverse-mode Si Ge HBT. An electrical 
connection to the sub-collector may be present to provide 
additional SEU immunity. This topology can result in a 
device with smaller footprint and improved radiation harden-
ing. 
Referring now in greater detail to the drawings, in which 
like numerals represent like components throughout the sev-
eral views, FIGS. 1-3 illustrate preferred embodiments of the 
inverse-mode cascade device. 
FIG. 1 is a schematic of an exemplary inverse-mode cas-
cade device or structure. As shown in FIG. 1, a first transistor, 
Ql is operated as a common-emitter amplifier. A second 
transistor, Q2, is operated in unity-current-gain common-
base mode. Given sufficient headroom (two V BE drops at 
minimum), the device may be operated as a standard single 
device with an input signal applied to the base terminal, Base 
1, of the first transistor, Ql, resulting in amplified current flow 
through Collector 2 of the second transistor, Q2. The first 
transistor, Ql, is operated in forward mode. Transistor Q2 is 
operated in inverse-mode. That is, transistor Q2 is connected 
such that its physical collector operates as an electrical emit-
ter and its physical emitter operates as an electrical collector. 
By operating, the inverse mode device in a common base 
configuration, and adding Ql, the performance ofthis pair is 
greatly improved over a single device operating in inverse 
mode. This device topology decouples the prominent output 
node of a current-mode logic digital device from the highly-
sensitive subcollector-substrate junction, while maintaining 
The various features and advantages of the present inven-
tion may be more readily understood with reference to the 
65 standard device operation. An electrical connection to a 
shared sub-collector of the first and second transistors, Ql, 
Q2, referred to as a C-Tap, may be present. One benefit of this 
US 8,212,291 B2 
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C-tap is to channel current away from the sub-collector dur-
ing an SEU, thereby mitigating the effects of ionization 
strikes. 
FIG. 2 is a cross-section of a representative embodiment of 
the device shown in FIG. 1. In the cascade topology, the 
physical collector of the first transistor, Ql, and physical 
collector of the second transistor, Q2, are connected via a 
sub-collector; therefore, an internal node can be formed by 
sharing the sub-collector of the two HBTs. This is accom-
plished through a simple modification of the HBT device 
layout and does not increase device dimensions, therefore no 
area penalty is taken for adding this second transistor. To form 
this device, the emitter-base pedestal layout from a "flat-
tened" foundry layout is duplicated. The internal sub-collec-
tor contact may be used as the C-Tap node which aides in 
isolating the substrate from the output node. This electrical 
terminal swap provides decoupling of the output terminal and 
the sub-collector-substrate junction, promoting SEU mitiga-
tion. 
The physical mask layout of this vertical structure com-
prises two pairs ofn-p-njunctions connected via the lower n 
doping well. This well may or may not be isolated from the 
surrounding substrate. The first n-p-n junction is the first 
transistor, Ql, and the top-most n doping region is the emitter, 
the p type doping is the base, and then type doping is shared 
between the physical collector of the first transistor, Ql, and 
the physical collector (electrical emitter) of the second tran-
sistor, Q2. The metal contact to this collector doping structure 
may or may not be included. The remaining doping layers 
represent the p type base of the second transistor, Q2, and 
n-type physical emitter (electrical collector) of the second 
transistor, Q2. It is understood by those skilled in the art that 
while this exemplary device is constructed as a n-p-n, the 
device may be constructed as a p-n-p device and such p-n-p 
devices are within the scope and creativity of the present 
invention. 
FIG. 3a is an exemplary top-down representation of the 
device shown in FIG. 2. A layout comparison is shown 
between the exemplary device (FIG. 3a) and a standard SiGe 
HBT (FIG. 3b). Although the exemplary device effectively 
integrates two stand-alone transistors, no area penalty exists 
when comparing the enclosed deep trench area of an inverse 
cascade device with that of a single stand-alone Si Ge HBT in 
a C-B-E-B-C layout. By optimizing the second transistor, Q2, 
for inverse-mode operation, the deep trench enclosed area is 
slightly increased; however the increase is minimal. The opti-
mized inverse cascade device exhibits significantly improved 
values offrcompared to a standard inverse-mode device. 
FIG. 4 shows Gummel characteristics, that plot base and 
collector current versus base voltage, for both a 0.12x2.5 µm2 
standard forward mode and an exemplary 0.12/0.5x2.5 µm2 
cascaded inverse SiGe HBT. The base-collector offset volt-
age (VCB) for both the first and second transistors, Ql, Q2, 
was maintained at 0 volts for this characterization. As shown 
in FIG. 4, the de characteristics of the first transistor, Ql, in 
the cascaded inverse pair is not degraded due to the shared 
sub-collector. Therefore, there is a negligible performance 
impact of the layout modification to the exemplary device. 
Typically, in order to compare the high-frequency perfor-
mance of standard Si Ge HBTs, device level characterization 
is performed to extract the unity gain cutoff frequency (fr) 
and maximum oscillation frequency (fmax). The parameter 
extraction methodology assumes a single-pole frequency 
response (20 dB/decade), which is valid for standard SiGe 
HBTs where the base-emitter (C6 e) combined with the Miller 
capacitance (Cµ) dominate the frequency response. However, 
these cascaded inverse devices are comprised of two transis-
4 
tors and therefore have multiple lower-frequency poles. FIG. 
5 highlights this multi-pole response which is shown by the 
increase decrease in slope of H21 for the cascaded inverse 
device, while the response from the standard device maintains 
the 20 dB/decade slope. 
FIG. 6 shows Mason's unilateral power gain (U) for this 
exemplary device. The exemplary device exhibits a gain 
peaking phenomenon at higher frequencies. As the collector 
current is increased, the peaking frequency shifts which is due 
10 to changes to the device capacitances as a function of bias. In 
addition to this peaking, U also exhibits a multi-pole 
response, with a large change in slope( 60 dB/ decade) after the 
peaking frequency, however, for frequencies below the peak-
15 ing frequency, the slope is 20 dB/decade. 
This performance over frequency can be best understood 
by examining FIG. 7. Here, frand fmax are plotted as a func-
tion of extraction frequency assuming a 20 dB/decade slope. 
For the standard device, fr varies only 10 percent over the 
20 extracted frequency range. However, for a cascaded inverse 
device, fr varies approximately 40 percent, and due to gain 
peaking, fmax has a large dependence on extraction frequency. 
It is clear that below 15 GHz, the device power gain is com-
parable to a device with a 200 GHz fmax· The high-speed of 
25 these devices, even when using a much lower performance 
inverse-mode device, is attributed to the cascade architecture. 
Since the second transistor, Q2, is operating with unity cur-
rent gain, its performance has little impact at low to moderate 
frequencies on the overall circuit gain. 
30 In addition to the exemplary 0.12/0.12x2.5 µm2 cascaded 
inverse device, an exemplary optimized 0.12/0.5x2.5 µm 2 
was also characterized. This optimized device makes use of 
the difference in frequency response between the forward and 
35 
inverse-mode devices. The difference in collector current 
density (Jc) at peak fr between the forward and inverse-mode 
operation is approximately 9 mA/µm2 . Therefore, by increas-
ing the cascaded inverse device emitter width to 0.5 µm, the 
current through the cascade topology would be optimal for 
40 both devices and yield higher performance for these opti-
mized devices. More particularly, the forward and inverse 
modes of operation have different peak cutoff frequencies (fr) 
and also a different collector current at peak fr. For example, 
as seen in FIG. 8, thecollectorcurrentatpeakfrfora0.12x2.5 
45 µm2 device is about an order of magnitude higher in forward 
mode as compared to inverse mode. This difference in cur-
rents is due to a difference in the collector and emitter doping 
concentration and results in a decrease in inverse-mode peak 
cutoff frequency fr at a lower current density. To match the 
50 currents at peak fr therefore an inverse-mode operated device 
may have a larger geometry as compared to the forward-mode 
device. The larger geometry can be obtained by either 
increasingthelengthofthedevice (0.12x7.5 µm2 in FIG. 8) or 
by increasing the width of the device (0.5x2.5 µm 2). To opti-
55 mize performance of a cascade configuration both the top 
device (second transistor, Q2) and bottom device (first tran-
sistor, Q 1) should operate near their respective peak fr· Given 
the difference in current densities, the geometry of the top 
device (second transistor, Q2) should be scaled such that both 
60 devices (transistors Ql, Q2) are operating in this optimal 
region. Therefore using a top inverse-mode device with a 
larger width or length as compared to the bottom forward 
mode operated device helps in optimizing the performance of 
the cascade structure. In the integrated inverse-mode cascade 
65 structure, only the width of the top device (second transistor, 
Q2) can be increased independent of the dimensions of the 
bottom device (first transistor, Ql). 
US 8,212,291 B2 
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Radiation Response 
The total dose radiation response and voltage limitations 
were also measured and characterized. Test structures were 
passively irradiated to a total dose of 1 MRAD. FIG. 9 shows 
little change in either the IBI or IB2 post-radiation current, 
matching closely with standard device irradiation degrada-
tion. In addition, FIG. 10 compares the fr of an exemplary 
0.12/0.5x2.5 µm2 device (using an extraction frequency of18 
GHz) and also shows no post radiation degradation in perfor-
mance. Therefore, the layout modifications of the exemplary 10 
inverse-mode device maintain for the circuit in aggregate the 
total dose radiation tolerance properties of the SiGe HBT. 
For quantification of the SEU susceptibility of the exem-
plary inverse cascade structures, heavy ion microprobing was 
performed at Sandia National Laboratories' Nuclear Micro- 15 
probe facility. Integrated ion beam induced charge collection 
(IBICC) was monitored on all terminals. 
6 
man-emitter collector and coupling a second end of the sub-
collector to the common-base collector such that the 
common-emitter collector, sub-collector, and common-base 
collector are in electrical communication. The exemplary 
method may additionally comprise fabricating the cascade 
circuit using HBTs and those HBTs may be SiGe HBTs. The 
exemplary method may also comprise fabricating an electri-
cal conduit in electrical communication with the sub-collec-
tor. The exemplary method may additionally comprise fabri-
cating the inverse-mode common-base transistor such that its 
geometry causes matching of peak currents of the common-
emitter and common-base transistors. 
While exemplary structures and methods have been par-
ticularly shown and described with respect to exemplary 
embodiments thereof, it should be understood by those 
skilled in the art that the foregoing and other changes in forms 
and details may be made without departing from the scope of 
the invention. It is therefore intended that the invention not be 
limited to the exact forms and details described and illus-
20 trated, but fall within the scope of the claims. 
FIG. 11 shows almost complete elimination of charge col-
lection on the electrical collector terminal. The exemplary 
inverse cascade structure with the C-tap sub-collector reach-
through contact shows vastly improved IBICC results; free 
electrons which are collected from the substrate-subcollector 
junction are quickly removed by the C-Tap contact. The only 
charges collected by the electrical collector are the ones ini-
tially deposited within the depletion regions of the active 25 
junctions of the device. Circuit topologies to leverage this 
RHBD technique include but are not limited to capacitors or 
p-MOSFETs tied to the C-Tap terminal. 
To verify the experimental data that was obtained, and 
probe deeper into the underlying charge collection physics of 30 
the inverse cascade device, full three-dimensional ion strike 
simulations were performed using finite element modeling. 
All ion strike simulations utilized an ion LET of 5.4 MeV-
cm2/mg. The strike location for all representative inverse 
cascade devices was chosen to be the center of the electrical 35 
collector, shown in FIG. 3. The simulated results show excel-
lent agreement with measured heavy ion microprobe data. Ion 
strike simulations were also performed on the inverse cascade 
structure with the C-Tap terminal. The C-Tap terminal in 
conjunction with the isolation benefits of the device topology 40 
was found to completely dominate the charge collection pro-
file, by removing all excess electrons which are swept into the 
sub-collector from the substrate (indicated by the large "dif-
fusion tail") shown in FIG. 12. This leads to negligible charge 
induction on the electrical collector, the sensitive node for 45 
digital current-mode logic (CML). 
Thus, a cascade circuit apparatus has been disclosed that 
comprises a common-emitter transistor, a common-base tran-
sistor, and a sub-collector providing electrical communica-
tion between the common-emitter collector and the common- 50 
base collector. The cascade circuit apparatus may utilize 
heterojunction bipolar transistors (HBTs). Additionally, the 
cascade circuit apparatus may utilize Silicon Germanium 
(SiGe) HBTs. Additionally, an optimized cascade circuit 
apparatus has been disclosed that comprises a common-emit- 55 
ter transistor; a common-base transistor that has a geometry 
configured to match peak currents of the common-emitter and 
common-base transistors. 
The cascade circuit apparatus may further comprise an 
electrical conduit in electrical communication with the sub- 60 
collector. The cascade circuit apparatus with electrical con-
duit may utilize HBTs and those HBTs may be SiGe HBTs. 
Methods have also been disclosed that provide for radia-
tion hardening in a cascade circuit. An exemplary method 
comprises fabricating a cascade circuit having a common- 65 
emitter transistor, a common-base transistor, and a sub-col-
lector; coupling a first end of the sub-collector to the com-
What is claimed is: 
1. A cascade circuit apparatus comprising: 
a first transistor having emitter, base, and collector nodes; 
a second transistor having emitter, base, and collector 
nodes, wherein the second transistor is configured to 
operate in inverse mode; 
a common sub-collector extending and shared between the 
collectors of the first and the second transistors and 
providing electrical communication between the collec-
tors of the first and the second transistors; and 
a c-tap node configured to dissipate charge from the cas-
cade circuit resulting from a radiation event, the c-tap 
node being electrically coupled to the shared subcollec-
tor. 
2. The apparatus recited in claim 1 wherein the transistors 
are heterojunction bipolar transistors. 
3. The apparatus recited in claim 2 wherein the transistors 
are Silicon Germanium (SiGe) heterojunction bipolar tran-
sistors. 
4. The apparatus recited in claim 1 wherein the transistors 
are bipolar junction transistors. 
5. The apparatus recited in claim 4 wherein the transistors 
are heterojunction bipolar transistors. 
6. The apparatus recited in claim 5 wherein the transistors 
are Silicon Germanium (SiGe) heterojunction bipolar tran-
sistors. 
7. The apparatus recited in claim 1 further comprising an 
electrical conduit in electrical communication with the shared 
sub-collector. 
8. The apparatus recited in claim 1 wherein the second 
transistor has a geometry configured to match optimum cur-
rent density of both the first and second transistors. 
9. The apparatus recited in claim 8, wherein at least one of 
a length or width of the second transistor is greater than a 
corresponding length or width of the first transistor. 
10. A method for providing a cascade circuit, the method 
comprising: 
providing a cascade circuit comprising a first transistor 
having emitter, base, and collector nodes, a second tran-
sistor having emitter, base, and collector nodes, and a 
common sub-collector, wherein the second transistor is 
configured to operate in inverse mode; 
coupling the collector of the first transistor to the collector 
of the second transistor so that the common sub-collec-
tor is shared and extends physically between the collec-
tors, and electrically couples the collectors so that the 
collectors are in electrical communication; and 
US 8,212,291 B2 
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providing the cascade circuit with a c-tap node configured 
to dissipate charge from the cascade circuit resulting 
from a radiation event, the c-tap node being electrically 
coupled to the shared subcollector. 
11. The method recited in claim 10 wherein providing the 
cascade circuit comprises providing the first and second tran-
sistors as heterojunction bipolar transistors. 
12. The method recited in claim 11 wherein the cascade 
circuit is fabricated using a silicon germanium process. 
13. The method recited in claim 10 wherein the cascade 10 
circuit further comprises fabricating an electrical conduit in 
electrical communication with the sub-collector. 
14. The method recited in claim 13 wherein the cascade 
circuit comprises fabricating the cascade circuit using hetero-
junction bipolar transistors. 
15. The method recited in claim 13 wherein the cascade 
circuit comprises fabricating the cascade circuit using a sili-
con germanium process. 
15 
8 
18. A method for providing a cascade circuit, the method 
comprising: 
providing a cascade circuit comprising a first transistor 
having emitter, base, and collector nodes, a second tran-
sistor having emitter, base, and collector nodes, and a 
common sub-collector, wherein the second transistor is 
configured to operate in inverse mode; 
coupling the collector of the first transistor to the collector 
of the second transistor so that the common sub-collec-
tor is shared and extends physically between the collec-
tors, and electrically couples the collectors so that the 
collectors are in electrical communication; and 
providing the first transistor such that its geometry causes 
matching of peak currents of the second transistor; and 
providing the cascade circuit with a c-tap node configured 
to dissipate charge from the cascade circuit resulting 
from a radiation event, the c-tap node being electrically 
coupled to the shared subcollector. 
16. The method recited in claim 10 wherein the cascade 
circuit comprises fabricating the cascade circuit using bipolar 
junction transistors. 
17. The method of claim 10, further comprising operating 
the second transistor in an inverse-mode wherein the collector 
node is the emitter, and the emitter is the collector. 
19. The method of claim 18, wherein at least one of a length 
20 or width of the second transistor is greater than a correspond-
ing length or width of the first transistor. 
* * * * * 
